

PATENT NUMBER and ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU		EXAMINER	٦		
10053543	01/24/2002	257 20	200'	2814		PERALTA	ı		
**APPLICANTS: Shimizu Masahiro; Tanaka Yoshinori; Arima Hideaki;									
**CONTINUING DATA VERIFIED: THIS APPLICATION IS A DIV OF 09/452,099 12/02/1999									
WHICH IS A DIV OF 09/119,053 07/20/1998 PAT 6,066,861									
, , , , , , , , , , , , , , , , , , , ,									
							ı		
** FOREIGN APPLICATIONS VERIFIED:									
JAPAN 10-0172	232(P) 01/29/1998						ı		
PG-PUB DO N			RESCIN						
Foreign priority clain 35 USC 119 condition		☐ yes ☐ ves			ATT	ORNEY DOCKET NO	٦		
Verified and Acknowledged Examiners's intials					57454-329				
TITLE: Integrated circuit having a memory cell transistor with a gate oxide layer which is thicker than the gate oxide layer of a peripheral circuit transistor									
					USD	EPT. OF COMM,/PAT & TM-PTO-436L/Rev 12-	.941		

NOTICE OF ALLOWANCE MAILED			CLAIMS ALLOWED						
		Assistant Examiner	Total Claims		Print Claim for O.G				
ISSUE FEE			DRAWING		<u> </u>				
Amount Due	Date Paid]	Sheets Drwg.	Figs.Drw	g. Print Fig.				
		Primary Examiner		<u> </u>					
TERMINAL		- Frimary Examiner	ł						
		PREPARED FOR ISSUE	Application Examiner						
· · · · · · · · · · · · · · · · · · ·	DISCLAMER	WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.							

FILED WITH:

DISK (CRF) CD-ROM
(Attached in pocket on right inside flap)